Radio frequency digital-to-analog converter

IEEE Journal of Solid-State Circuits(2004)

引用 193|浏览19
暂无评分
摘要
Dynamic performance of high-speed high-resolution digital-to-analog converters (DACs) is limited by distortion at the data switching instants. Inter-symbol interference (ISI), imperfect timing synchronization, and clock jitter are all culprits. A DAC output controlled by an oscillating waveform is proposed to mitigate the effects of switching distortion and clock jitter. This architecture has the ...
更多
查看译文
关键词
Radio frequency,Digital-analog conversion,Clocks,CMOS technology,Intersymbol interference,Timing jitter,Frequency synchronization,Hardware,Narrowband,Delta-sigma modulation
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要