300MHz design methodology of VU for emotion synthesis

Takayuki Kamei,Hideaki Takeda,Yukio Ootaguro,Takayoshi Shimazawa,Kazuhiko Tachibana,Shin'ichi Kawakami,Seiji Norimatsu,Fujio Ishihara,Toshinori Sato,Hiroaki Murakami,Nobuhiro Ide,Yukio Endo,Akira Aono,Atsushi Kunimatsu

ASP-DAC（2000）

引用 5|浏览0

暂无评分

摘要

No abstract available.

查看译文

关键词

emotion synthesis,design methodology,floor plan,pipelines,reduced instruction set computing,place and route,engines,design method,pipeline,static timing analysis,cmos technology,system integration,logic synthesis,3d graphics,capacitance,functional design,rc delay,silicon,crossbar switch,high level synthesis

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要